Intel E3-1275 Fiche technique Page 127
- Page / 300
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
Datasheet, Volume 2 127
Processor Configuration Registers
2.7 PCI Device 1, Function 0–2 Extended
Configuration Registers
Table 2-9 lists the registers arranged by address offset. Register bit descriptions are in
the sections following the table.
2.7.1 PVCCAP1—Port VC Capability Register 1
This register describes the configuration of PCI Express Virtual Channels associated
with this port.
Table 2-9. PCI Device 1, Function 0–2 Extended Configuration Register Address Map
Address
Offset
Register
Symbol
Register Name Reset Value Access
0–FFh RSVD Reserved 0h RO
100–103h RSVD Reserved 1401_0002h RO-V, RO
104–107h PVCCAP1 Port VC Capability Register 1 0000_0000h RO
108–10Bh PVCCAP2 Port VC Capability Register 2 0000_0000h RO
10C–10Dh PVCCTL Port VC Control 0000h RW, RO
10E–10Fh RSVD Reserved 0h RO
110–113h VC0RCAP VC0 Resource Capability 0000_0001h RO
114–117h VC0RCTL VC0 Resource Control 8000_00FFh RO, RW
118–119h RSVD Reserved 0h RO
11A–11Bh VC0RSTS VC0 Resource Status 0002h RO-V
11C–207h RSVD Reserved — —
208–20Bh PEG_TC PCI Express Completion Time-out 0000_7000h RW
20C–D37h RSVD Reserved — —
B/D/F/Type: 0/1/0–2/MMR
Address Offset: 104–107h
Reset Value: 0000_0000h
Access: RO
Size: 32 bits
BIOS Optimal Default 0000000h
Bit Attr
Reset
Value
RST/
PWR
Description
31:7 RO 0h Reserved
6:4 RO 000b Uncore
Low Priority Extended VC Count (LPEVCC)
This field indicates the number of (extended) Virtual Channels in
addition to the default VC belonging to the low-priority VC (LPVC)
group that has the lowest priority with respect to other VC
resources in a strict-priority VC Arbitration. The value of 0 in this
field implies strict VC arbitration.
3:3 RO 0h Reserved
2:0 RO 000b Uncore
Extended VC Count (EVCC)
This field indicates the number of (extended) Virtual Channels in
addition to the default VC supported by the device.
- Processor E3-1200 Family 1
- Legal Lines and Disclaimers 2
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- Revision History 10
- 1 Introduction 11
- Introduction 12
- 2 Processor Configuration 13
- 2.3 System Address Map 15
- 16 Datasheet, Volume 2 16
- HOST/SYSTEM VIEW 17
- PHYSICAL MEMORY 17
- (DRAM CONTROLLER VIEW) 17
- 2.3.1 Legacy Address Range 18
- Datasheet, Volume 2 19 19
- 2.3.2.2 TSEG 21
- 2.3.2.5 Pre-allocated Memory 22
- 2.3.2.6 GFX Stolen Spaces 23
- 2.3.2.7 ME UMA 23
- 24 Datasheet, Volume 2 24
- 2.3.3.4 High BIOS Area 25
- 26 Datasheet, Volume 2 26
- Datasheet, Volume 2 27 27
- 2.3.4.3 Memory Remapping 28
- 2.3.4.5 Programming Model 28
- Datasheet, Volume 2 31 31
- 32 Datasheet, Volume 2 32
- Datasheet, Volume 2 33 33
- 34 Datasheet, Volume 2 34
- 2.3.11 I/O Address Space 36
- 2.3.12 MCTP and KVM Flows 37
- 38 Datasheet, Volume 2 38
- Datasheet, Volume 2 39 39
- 40 Datasheet, Volume 2 40
- Datasheet, Volume 2 41 41
- 44 Datasheet, Volume 2 44
- Datasheet, Volume 2 45 45
- 2.4.1 I/O Mapped Registers 46
- CAPPTR contains an 51
- 8h in the standard PCI 52
- 2.5.6 CC—Class Code Register 53
- 2.5.30 G Memory Base Register 78
- 2.5.34 SMI Command Register 81
- 22–23 for channel 1) 83
- 2.6.6 CC1—Class Code Register 92
- Register 101
- Port Command Register 113
- Configuration Registers 127
- 108–10Bh 128
- 10C–10Dh 128
- 110–113h 129
- 114–117h 130
- 11A–11Bh 131
- 208–20Bhh 131
- 2.8.6 CC—Class Code Register 136
- Mapped Range Address Register 138
- for details 139
- Device uses INTA# 141
- 2.9 Device 2 I/O Registers 144
- PCI device 147
- -Posted 149
- 2 RW 0b Uncore 163
- 104–107h 183
- 2.12 DMIBAR Registers 188
- Declaration Capability 198
- BC0–BC3h 206
- BCC–BCGh 206
- Channel 0 207
- 40C8–40CBh 210
- 40CC–40CFh 210
- 4294-4297h 211
- 4298-429Bh 211
- Channel 1 212
- 44C8–44CBh 215
- 44CC–44CFh 215
- 4694–4697h 216
- 4698–469Bh 216
- Register Symbol Register Name 217
- 740C–740Fh 217
- 5004–5007h 219
- 5008–500Bh 220
- 5060–5063h 221
- 4CB0-4CB3h 222
- 4CC8–4CCBh 223
- 4CCC–4CCFh 223
- Registers 225
- 100–107h 254
- 108–10Fh 255
- 200–207h 257
- 208–20Fh 258
- FF0–FF3h 259
- 2.19 PCU MCHBAR Registers 260
- 5880–5883h 261
- 5888–588Bh 262
- Report Register 263
- Temperature Report Register 264
- 5948-594Bh 265
- 5998-599Bh 265
- 5D10–5D17h 266
- 2.20 PXPEPBAR Registers 268
Produits connexes et manuels pour Processeurs Intel E3-1275
Processeurs Intel T1700 Fiche technique
(98 pages)
(98 pages)
Processeurs Intel L5618 Fiche technique
(64 pages)
(64 pages)
Processeurs Intel B940 Fiche technique
(360 pages)
(360 pages)
Processeurs Intel AT80569KJ073N Fiche technique
(102 pages)
(102 pages)
© 2020, manymanuals.fr. Tous droits réservés | 0.434 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels