Intel E3-1275 Fiche technique Page 136

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 300
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 135
Processor Configuration Registers
136 Datasheet, Volume 2
2.8.5 RID2—Revision Identification Register
This register contains the revision number for Device 2 Functions 0. These bits are read
only and writes to this register have no effect.
2.8.6 CC—Class Code Register
This register contains the device programming interface information related to the Sub-
Class Code and Base Class Code definition for the IGD. This register also contains the
Base Class Code and the function sub-class in relation to the Base Class Code.
B/D/F/Type: 0/2/0/PCI
Address Offset: 8h
Reset Value: 00h
Access: RO–FW
Size: 8 bits
Bit Attr
Reset
Value
RST/
PWR
Description
7:4 RO-FW 0h Uncore
Revision Identification Number MSB (RID_MSB)
Four MSB of RID. Refer to the Intel
®
Xeon
®
Processor E3-1200
Family Specification Update for the value of the RID register.
3:0 RO-FW 0h Uncore
Revision Identification Number (RID)
Four LSB of RID. Refer to the Intel
®
Xeon
®
Processor E3-1200
Family Specification Update for the value of the RID register.
B/D/F/Type: 0/2/0/PCI
Address Offset: 9–Bh
Reset Value: 03_0000h
Access: RO-V, RO
Size: 24 bits
Bit Attr
Reset
Value
RST/
PWR
Description
23:16 RO-V 03h Uncore
Base Class Code (BCC)
This is an 8-bit value that indicates the base class code.
03h indicates a Display Controller.
15:8 RO-V 00h Uncore
Sub-Class Code (SUBCC)
00h = VGA compatible
7:0 RO 00h Uncore
Programming Interface (PI)
00h indicates a Display Controller..
Vue de la page 135
1 2 ... 131 132 133 134 135 136 137 138 139 140 141 ... 299 300

Commentaires sur ces manuels

Pas de commentaire