Intel LE80535VC600512 Fiche technique télécharger pdf (Page 76)

Mobile Intel

®

Celeron

®

Processor (0.18µ) in BGA2 and Micro-PGA2 Packages

Datasheet 283654-003 76

Table 38. Output Signals

Name Active Level Clock Signal Group

FERR# Low Asynch Open-drain

IERR# Low Asynch Open-drain

PRDY# Low BCLK Implementation

TDO High TCK JTAG

VID[4:0] High Asynch Implementation

Table 39. Input/Output Signals (Single Driver)

Name Active Level Clock Signal Group Qualified

A[35:3]# Low BCLK System Bus ADS#, ADS#+1

ADS# Low BCLK System Bus Always

AP[1:0]# Low BCLK System Bus ADS#, ADS#+1

BREQ0# Low BCLK System Bus Always

BP[3:2]# Low BCLK System Bus Always

BPM[1:0]# Low BCLK System Bus Always

D[63:0]# Low BCLK System Bus DRDY#

DBSY# Low BCLK System Bus Always

DEP[7:0]# Low BCLK System Bus DRDY#

DRDY# Low BCLK System Bus Always

LOCK# Low BCLK System Bus Always

REQ[4:0]# Low BCLK System Bus ADS#, ADS#+1

RP# Low BCLK System Bus ADS#, ADS#+1

Table 40. Input/Output Signals (Multiple Driver)

Name Active Level Clock Signal Group Qualified

AERR# Low BCLK System Bus ADS#+3

BERR# Low BCLK System Bus Always

BINIT# Low BCLK System Bus Always

BNR# Low BCLK System Bus Always

HIT# Low BCLK System Bus Always

HITM# Low BCLK System Bus Always

PICD[1:0] High PICCLK APIC Always

1 2 ... 71 72 73 74 75 76 77 78 79 80

Commentaires sur ces manuels

Pas de commentaire