Intel CY80632007221AA Fiche technique Page 79
- Page / 294
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
Graphics, Video, and Display
Intel
®
Atom™ Processor E6xx Series Datasheet
79
four 8-bit values. When considered as four 8-bit values, the integer unit effectively acts
like a four-way SIMD ALU, performing four operations per clock. It is expected that in
legacy applications pixel processing will be done on 8-bit integers, roughly quadrupling
the pixel throughput compared to processing on float formats.
7.2.6 Multi Level Cache
The multi-level cache is a three-level cache system consisting of two modules, the main
cache module and a request management and formatting module. The request
management module also provides Level-0 caching for texture and unified shader core
requests.
The request management module can accept requests from the data scheduler, unified
shaders and texture modules. Arbitration is performed between the three data
streams, and the cache module also performs any texture decompression that may be
required.
7.3 Video Encode
The Intel
®
Atom™ Processor E6xx Series supports full hardware video encode. The
video encode hardware accelerator improves video capture performance by providing
dedicated hardware-based acceleration. Other benefits are low power consumption, low
host processor load, and high picture quality. The processor supports full hardware
acceleration of the following video encode:
• Permits 720P30 H.264 BP encode
• MPEG4 encode and H.263 video conferencing
With integrated hardware encoding the host processor only needs to deal with higher-
level control code functions, such as providing the image to encode and processing the
video elementary stream.
The processor supports a standard definition video encoder that has as an input, a
series of frames which are encoded to produce an elementary bit stream. This section
describes the top level interactions between all modules contained in encode hardware.
7.3.1 Supported Input Formats
The following input formats are supported for the video input planar Luma and planar
or interleaved Chroma 4:2:0. The following is a list of the formats:
• YUV IMC2 Planar Pixel Format
• YUV YV12 Planar Pixel Format
• YUV PL8 Planar Pixel Format
• YUV PL12 Planar Pixel Format
The first stage is to fetch the data in its original format UYVYUYVYUYVYUYVY and then
translate this to the following format UVUVUVUV YYYYYYYY. Only the Chroma data is
TDMA’d back to the EIOB and then TDMA’d from the EIOB back into the ESB again to
de-interleave the chroma components.
7.3.1.1 Encoding Pipeline
In general, the encoding process is pipelined into a number of stages. For MPEG-
4/H.263/H.264 encoding, the data is processed in macroblocks, with a minimum of
interaction from the embedded controller within each processing stage.
- Atom™ Processor E6xx Series 1
- Legal Lines and Disclaimers 2
- Contents 10
- Revision History 21
- Segment dependent PCIe* 23
- 1.1 Terminology 24
- 1.2 Reference Documents 25
- Intel® Atom™ Processor 26
- E6xx Series 26
- 1.3.1 Low-Power Intel 27
- Architecture Core 27
- 1.3.3 Graphics 27
- 1.3.6.1 LVDS Interface 28
- Introduction 29
- 2.0 Signal Description 31
- 2.1 System Memory Signals 32
- 2.2.1 LVDS Signals 33
- 2.3 PCI Express* Signals 35
- 2.4 Intel 35
- Interface Signals 35
- 2.5 LPC Interface Signals 36
- 2.6 SMBus Interface Signals 36
- 2.7 SPI Interface Signals 36
- 2.10 JTAG and Debug Interface 38
- 2.12 General Purpose I/O 42
- 2.13 Functional Straps 42
- 2.14 Power and Ground Signals 43
- 3.0 Pin States 45
- 3.3.1 LVDS Signals 46
- 3.4 PCI Express* Signals 47
- 3.5 Intel 47
- 3.6 LPC Interface Signals 48
- 3.7 SMBus Interface Signals 48
- 3.8 SPI Interface Signals 48
- 3.11 JTAG and Debug Interface 49
- 3.13 General Purpose I/O 50
- 4.0 System Clock Domains 51
- System Clock Domains 52
- 5.1 Address Map 53
- 5.2 Introduction 53
- 5.3 System Memory Map 54
- Figure 3. System Address Map 55
- 5.3.1 I/O Map 56
- 5.4.1.1 Hard Coded IO Access 58
- 5.4.1.2 IO BAR 59
- 5.4.1.4 Memory BAR 59
- 5.4.2.1 PCI Config Space 59
- : 0000h - 0003h 60
- P – Device 3 Interrupt Pin 64
- R – Device 31 Interrupt Route 64
- 5.5.4 General Configuration 67
- Register and Memory Mapping 68
- 6.0 Memory Controller 69
- 6.5 Refresh Mode 70
- 6.7 Supported DRAM Devices 72
- Atom™ Processor E6xx Series 75
- Graphics, Video, and Display 76
- 7.2.3.2 Lighting Stages 77
- 7.2.4 Pixel Processing 78
- 7.2.5 Unified Shader 78
- 7.3.1.1 Encoding Pipeline 79
- 7.3.1.2 Encode Codec Support 80
- 7.4 Video Decode 81
- 7.4.1.1 Motion Compensation 82
- 7.4.1.2 Deblocking 82
- 7.4.1.4 Pixel Format 83
- Controller 84
- 7.5.1.1 Planes 85
- 7.5.1.2 Display Pipes 86
- 7.5.2.1 LVDS Port 87
- 7.5.2.4 SDVO DVI/HDMI 89
- 7.7 Configuration Registers 90
- 8.1.2.1 Sleep State Support 111
- 8.1.2.4 SMI/SCI Generation 112
- VID — Vendor Identification 113
- 8.2.1.3 CMD — PCI Command 114
- 8.2.1.4 PSTS — Primary Status 114
- DID — Device Identification 114
- CMD — PCI Command 114
- 8.2.1.6 CC — Class Code 115
- PSTS — Primary Status 115
- 8.2.1.7 CLS — Cache Line Size 116
- 8.2.1.8 HTYPE — Header Type 116
- PBN — Primary Bus Number 116
- — I/O Limit Address 118
- 8.2.1.21 IPIN — Interrupt Pin 121
- 01 0b RW SE 122
- 8.2.2.4 DCTL — Device Control 124
- 8.2.2.5 DSTS — Device Status 125
- 8.2.2.7 LCTL — Link Control 126
- 8.2.2.8 LSTS — Link Status 126
- 8.2.2.10 SLCTL — Slot Control 127
- 8.2.2.11 SLSTS — Slot Status 128
- 8.2.2.12 RCTL — Root Control 129
- 8.2.2.14 RSTS — Root Status 129
- RCAP — Root Capabilities 129
- 8.2.5 Port Configuration 132
- FD — Functional Disable 135
- PCI Express* 136
- 9.0 Intel 137
- High Definition Audio 137
- 9.2.1 Dock Sequence 138
- 9.2.2 Undock Sequence 139
- 9.3.1 Registers 140
- Table 177. Intel 141
- Control Register 147
- Register 148
- Capability Header Register 156
- 9.3.2.1 Intel 157
- HD Audio 157
- Registers 157
- Table 225. Intel 158
- GCTL – Global Control 162
- (Sheet 2 of 2) 182
- 10.0 LPC Interface (D31:F0) 187
- 10.2.1 ID—Identifiers 188
- 10.2.5 CC—Class Code Register 190
- 10.4 Interrupt Control 195
- 10.4.3 WDTBA-WDT Base Address 196
- 10.5.2 BDE—BIOS Decode Enable 197
- LPC Interface (D31:F0) 200
- 11.0 ACPI Devices 201
- 11.1.5.1 Read Back Command 202
- 11.1.6 Timer Programming 204
- 11.1.7.1 Simple Read 205
- 11.1.7.3 Read Back Command 206
- Capabilities 208
- 11.2.2 Theory Of Operation 210
- 11.2.2.3 Interrupts 211
- 11.3.1 Overview 212
- 11.3.2 I/O Registers 213
- 11.3.3.1 Generating 218
- 11.3.3.2 Acknowledging 218
- 11.3.4.1 ICW1 219
- 11.3.4.2 ICW2 220
- 11.3.4.3 ICW3 220
- 11.3.4.4 ICW4 220
- 11.3.6.1 Fully Nested Mode 220
- 11.3.6.5 Poll Mode 221
- 11.3.7.1 Normal EOI 222
- 11.3.7.2 Automatic EOI 222
- 11.3.8.2 Special Mask Mode 222
- 11.4.1 Memory Registers 223
- 11.4.2 Index Registers 224
- 11.4.4.1 Theory of Operation 226
- 11.4.4.2 EOI 226
- 11.5 Serial Interrupt 227
- 11.5.2 Start Frame 228
- 11.5.3 Data Frames 228
- 11.5.4 Stop Frame 228
- 11.6 Real Time Clock 230
- : Register A 231
- 11.6.4 Update Cycles 233
- 11.6.5 Interrupts 233
- 11.7 General Purpose I/O 234
- 11.7.3.1 Power Wells 240
- 11.7.3.2 SMI# and SCI Routing 240
- 11.7.3.3 Triggering 240
- 11.8 SMBus Controller 241
- 11.8.3 Overview 244
- 11.8.5.1 Clock Stretching 245
- 11.8.5.2 Bus Time Out 246
- 11.9.4 SPI Protocol 247
- 11.9.5 Host Side Interface 249
- SPIA – SPI Address 252
- ACPI Devices 256
- 11.9.5.14 Flash Protection 258
- Control Register. This is 259
- 11.9.6 SPI Clocking 260
- 11.9.7.1 Run Time Updates 261
- 11.9.7.2 BIOS Sector Updates 261
- 11.9.7.3 SPI Initialization 262
- 11.10 Watchdog Timer 263
- 11.10.4 Theory Of Operation 270
- 11.10.4.3 Reload Sequence 271
- 11.10.4.4 Low Power State 271
- 12.0 Absolute Maximum Ratings 273
- 12.1 Absolute Maximum Rating 274
- 13.0 DC Characteristics 275
- 14.1 Package Diagrams 282
- Figure 11. Intel 283
- Figure 12. Intel 284
- Figure 13. Intel 285
- Figure 14. Intel 286
- Figure 15. Intel 287
- Figure 16. Intel 288
- Figure 17. Intel 289
- Table 407. Pin List 290
Produits connexes et manuels pour Processeurs Intel CY80632007221AA
Processeurs Intel 80526KZ800256 Fiche technique
(105 pages)
(105 pages)
Processeurs Intel LF80537GG0252M Fiche technique
(113 pages)
(113 pages)
Processeurs Intel BX80623I32100 Fiche technique
(112 pages)
(112 pages)
Processeurs Intel YK80542KC0013M Fiche technique
(108 pages)
(108 pages)
Samsung RD040MHXCA Series manuels
Manuels d'utilisation et guides de l'utilisateur pour Climatiseurs à système divisé Samsung RD040MHXCA Series.
Nous fournissons des manuels en pdf 1 Samsung RD040MHXCA Series à télécharger gratuitement par type de document : Manuel d'installation
Samsung RD040MHXCA Series Manuel d'installation (41 pages)
marque: Samsung | Catégorie: Split-system air conditioners | Taille: 17.54 MB |
Table des matières
Plus de produits et de manuels pour Climatiseurs à système divisé Samsung
| Modèles | Type de document |
|---|---|
| AS09D2VE |
Manuel de service
Samsung AS09D2VE Service manual,
55 pages
|
| AQV18NSD |
Manuel de l'utilisateur
Samsung AQV18NSD User`s manual,
28 pages
|
| AQ09A5(6)MB(D)(E)D |
Manuel de service
Samsung AQ09A5(6)MB(D)(E)D Service manual,
50 pages
|
| SH07APGAX |
Spécifications
Samsung SH07APGAX Product specifications,
46 pages
|
| RD080HRXGB |
Manuel d'installation
Samsung RD080HRXGB Installation manual,
60 pages
|
| AW0719 |
Spécifications
Samsung AW0719 Product specifications,
18 pages
|
| EH052CAV |
Manuel de l'utilisateur
Samsung EH052CAV User`s manual,
14 pages
|
| NS Series |
Spécifications
Samsung NS Series Specifications,
26 pages
|
| SH12ZPGAX |
Manuel de l'utilisateur
Samsung SH12ZPGAX User manual,
26 pages
|
| AR09HSFSHWKNCV |
Manuel de l'utilisateur
ar09hsfshwkncv,
4 pages
|
| AQ12B1 |
Guide d'installation
Samsung AQ12B1 Installation guide,
26 pages
|
| AM 24A1(B1)E12 |
Spécifications
Samsung AM 24A1(B1)E12 Specifications,
356 pages
|
| AQ07S2GE |
Spécifications
Samsung AQ07S2GE Specifications,
14 pages
|
| AQV24J Series |
Instructions d'exploitation
Samsung AQV24J Series Operating instructions,
43 pages
|
| FH070EAV1 |
Manuel de l'utilisateur
Samsung FH070EAV1 User`s manual [en] ,
16 pages
|
| AP50Q1A | Manuel de l'utilisateur H Series (Mechanical), 82 pages |
| AQB12JJWC |
Instructions d'exploitation
Samsung AQB12JJWC Operating instructions,
107 pages
|
| AQV12P Series |
Manuel de l'utilisateur
Precauções de Segurança Escolhendo o Local,
4 pages
|
| AQB24J2WC |
Manuel d'installation
Samsung AQB24J2WC Installation manual,
16 pages
|
| MIM-B18 |
Manuel d'installation
Samsung MIM-B18 Installation manual,
68 pages
|
© 2020, manymanuals.fr. Tous droits réservés | 0.039 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels